

Concurrent Fault Detection for Orthogonal Latin Quadrangle Encoders and Condition Computation

M.Sravani¹, P.Praveen kumar²,

¹M.Tech Student, ²Asst. Prof

^{1,2}Department of ECE,

KMM ENGINEERING COLLEGE,

TIRUPATHI, Andhrapradesh, India,

Abstract— fault correction codes (FCCs) are usually used to defend recollections aligned with responsibility. amongst FCCs, orthogonal Latin quadrangle (OLQ) policy have increase transformed concentration for reminiscence SFCurity due to their modularity and the straightforwardness of the decipher algorithm that facilitate low holdup implementations. An important concern is that as FCCs is used, the encoder and decoder path can also experience fault. In this concise, a simultaneous fault uncovering system for OLQ code encoders and condition calculation is projected and evaluate. The projected scheme uses the possessions of OLQ codes to professionally execute a parity calculation system that detect all fault that affect a particular course lump

I. INTRODUCTION

Fault Modification Policy (FMPs) have been used to guard memories for a many of years. There is a large choice of codes that are utilized or have been projected for recollection relevance. Single fault correction (SFC) codes that can accurate one bit per statement are usually utilized. More sophisticated policy that cans also accurate twice contiguous fault or double responsibility in universal have also be calculated. The utilize of more multifaceted codes that can accurate more fault is limited by their collision on delay and power, which can edge their applicability to memory design. To surmount that issue, the use of code that are one stair mainstream logic decodable (OS-MLD) has newly been projected. OS-MLD codes can be decipher with low latency and are, consequently, used to defend recollections. Among the code that is OS-MLD, a type of Euclidean geometry (EG) code has been projected to protect recollections. The utilize of dissimilarity set code has also been newly analyze in. Another kind of code that is OS-MLD is orthogonal Latin quadrangle (OLQ) code

This utilize of OLQ code has gain transformed concentration for intercom- sections, recollections, and cache. This is due to their modularity such that the fault alteration capability can be simply modified to the fault rate or to the mode of process. OLQ code classically requires more equivalence bits than other code to correct the similar number of liability. However, their modularity and the uncomplicated and low delay decode completion (as OLQ codes are OS-MLD), equalize this

difficulty in numerous request. An significant concern is that the encoder and decoder circuit desirable to utilize (FCCs) can also experience fault. When a responsibility affects the encoder, a mistaken word may be printed into the recollection. A fault in the decoder can reason a accurate word to be interpreted as erroneous or the other way around, an incorrect word toward be interpret as a accurate statement.

The security of the encoders and decoders has been considered for dissimilar FCCs. For instance, in EG codes were studied. The defense of Reed–Solomon, Hamming, and BCH encoders and decoders has also been calculated, and more universal technique for methodical and recurring codes has been projected. Finally, the defense of encoders for SFC codes alongside soft fault was discussed. The FCC encoder calculates the parity bits, and in the majority cases the decoder starts by glance the parity bits to sense faults. This is usually referred to as condition calculation. For some codes, it is probable to achieve indoctrination and condition calculation in sequence based on the possessions of the code. However, when impediment has to be low, similar implementations are chosen. This is the case for OLQ codes that are usually utilize in high-speed appliance. The reader is referred to for a comprehensive conversation of FCC encoders and decoders. After condition calculation, when fault are detect, the rest of the decode is done to accurate the faults. This revenue that generate and inspection the equivalence bits are significant parts of the encoder and decoder circuitry. Therefore, its defense is an significant subject. In this brief, the guard of the encoders and condition calculation for OLQ codes when utilize in SRAM recollections and caches is measured. Based on the detailed property of these codes, it is revealed that parity calculation is an successful method to detect fault in the encoder and condition calculation. This is not the case for most other block codes for which equivalence calculation cannot present effective security. Therefore, this is one more benefit of OLQ codes in accumulation to their modularity and uncomplicated decode

II. ORTHOGONAL LATIN QUADRANGLE CODES

OLQ codes are support on the perception of Latin quadrangle. A Latin quadrangle of size m is an $m \times m$ template that has variation of the digits $0, 1, \dots, m-1$ in equally its rows and columns. Two Latin quadrangles are orthogonal if after they are superimposing each prepared pair of basics emerge only

checking execution of a parity regulator is used. The checker controls the parity of its input and is comprehend with replication regulations. The two outputs (r1, r2) are every equivalent to the parity of one of two displaces subsets of the manager input (ci), as projected in. When a set of input with the accurate parity is providing, the production code {r1, r2} takes the principles 00 or 11. When the checker obtains a mistaken set of input, the checker provides the productivity codes 01 or 10. Also, if a fault happens in the checker, the productivity is 01 or 10. This guarantee the self-checking possessions of the equivalence checker. The projected encoder is illustrate in Fig. 2 for the code among k = 16 and t = 1. The projected course can distinguish any fault that affects an odd amount of ci bits. For a common code, in the majority cases here is logic allocation amongst the computation of the ci bits. These resources that and fault may spread to extra than one ci bit, and if the digit of bits precious is even, then the responsibility is not notice by the projected method. To avoid this concern, the calculation of every ci bit can be done unconnectedly. This, however, enlarge the circuit region of the encoder as no logic distribution is allowable. One more alternative is to manage the reason in such a way that faults can only spread to an odd quantity of outputs. This would also enhance the cost compare to an unlimited accomplishment. Additionally, even if the fault propagates to an odd quantity of outputs, the delay of each path can be dissimilar. This may cause schedule of only some of the productivity faults at the clock boundary. For OLQ codes, as discuss in the previous segment a pair of information bits distribute at most one equivalence check. This guarantee that there is no reason distribution among the calculation of the ci bits. Consequently, the projected system detects all faults that influence a single path node.

For syndrome calculation, the input regulations space is only a compartment of the probable 2k+2tm input configurations as only up to t responsibility are measured. This compartment is agreed by the valid OLQ code words and the non-valid OLQ code words that are at a Hamming detachment of t or fewer from an applicable codeword. Those communicate to the input configurations in which there are no faults or at mainly t faults on the di input such that the fault can be correct. The productivity code space of the OLQ condition subtraction is collected by the output given by (5) and (6) satisfying r1 = r2, while the output fault space is the balance of the production code space. The fault-secure possessions for the condition calculation is easily established for the faults in F by watch that the circuits that calculate r1 and r2 do not split any gate and mutually circuits are only collected of XOR gates. Therefore, a particular fault could spread to only one of the outputs; construct an output on the output fault space. To confirm the self-testing possessions for the condition calculation, suppose that a fault occur in one of the gate computing. If the input pattern is a valid OLQ codeword, all the condition bits are 0, notice all stuck-at-1 faults in the XOR gates calculate. Instead, if the contribution is a non-OLQ codeword that is pretentious by a t or fewer fault, some condition bits are 1, allow the discovery of a stuck-at-0 faults

in the XOR gates calculate. In conclusion, assume that a fault happen in one of the gates calculates. Since several arrangements of the 2tm verify bits are allowable, any fault can be activated and the fault spread to the output r2. For OLQ codes, the cost of the encoder and condition calculation in provisions of the amount of two-input XOR gates can be easily considered (note that for the computation an l-input XOR gate is




Fig. 3. Proposed self-checking syndrome computation for OLS code with k = 16 and t = 1.

TABLE I
 OVERHEAD OF PROPOSED CED FOR SEC-OLS CODES

k	m	Encoder	Syndrome
16	4	29.17%	43.75%
64	8	13.39%	23.44%
256	16	6.46%	12.11%

unspecified to be equal to l-1 two-input XOR gates). For a code with k = m2 and that can accurate t faults, there are 2tm parity confirm bits and the calculation of each of them require m-1 two input XOR gates. Therefore, the encoder require 2tm(m-1) two-input XOR gates. For the condition calculation, another XOR gate is desirable for every parity check bit, generous a total of 2tm2 two-input XOR gates. The projected technique needs 2tm-1 two-input XOR gates for the encoder and 4tm-2 two-input XOR gates for the condition calculation. This means that the transparency required to execute our technique for the encoder is

$$\text{encoder} = (2tm-1) / (2tm(m-1))$$

and for the condition calculation is

$$\text{syndrome} = (4tm-2) / (2tm2)$$

The transparency in conditions of delay is important as the projected parity calculation is done over the consequences of the encoder or condition calculation. These resources that the impediment of the novel logic include straight to the encoding

or condition calculation interruption. Conversely, the consequence on the recollection access time can be reduce by noting that for the encoder the fault inspection can be complete in similar with the characters of the information into the recollection. Then if a fault is detected, the information is prearranged and written again. For the condition calculation, the fault recognition can be performing in similar with the mainstream logic selection and the fault improvement such that another time, the impact on admission time is minimize.

TABLE II
 LAYOUT AREA FOR ENCODER (in μm^2)

<i>k</i>	<i>m</i>	Unprotected	With CED	Overhead
16	4	184.6	236.2	27.9%
64	8	847.0	948.7	12.0%
256	16	3594.1	3820.1	6.2%

TABLE III
 LAYOUT AREA FOR SYNDROME COMPUTATION (in μm^2)

<i>k</i>	<i>m</i>	Unprotected	With CED	Overhead
16	4	237.7	344.1	45.1%
64	8	951.1	1176.4	23.6%
256	16	3804.4	4276.8	12.4%

TABLE IV
 DELAY ESTIMATES FOR ENCODER (in ns)

<i>k</i>	<i>m</i>	Unprotected	With CED	Overhead
16	4	1.26	1.65	30%
64	8	1.52	2.01	28%
256	16	1.71	2.41	40%

IV. EVALUATION

The projected CED mechanism have been implement in VHDL for regulations with $t = 1$ and the standards of k used in Table I. The plan have been execute for the 45-nm OSU free PDK normal cell records using synopsis plan compiler for the combination and tempo meet for assignment and steering. To estimate the area transparency, amalgamation was run with greatest effort on region optimization and then place and direction was done to acquire the path design. The area of the circuit layouts for the encoder is revealed in Table II and for the pattern calculation is revealed in Table III. The visual projection necessary to execute our projected method is also revealed in the tables. It can be experiential that the consequences are in good quality concurrence with the investigative approximation obtainable in Table I. To estimate the collision on delay, combination was run with utmost effort on interruption optimization. The consequences are revealed in Tables IV and V. It can be experimental that the projected method introduces a important delay. This is predictable from the conversation in the preceding sector. However, as explain there, the collision on reminiscence right to use time can be minimizing by performing arts fault examination in similar with the symbols of the information for the encoder. For the

pattern calculation, the examination can be done in similar with the preponderance selection and fault improvement. The region overhead of circumvent logic distribution was 35%. The price of the organizer is also better for Hamming. In this exacting case, the entirety above your head for the projected method was over 80%. This corroborate that the projected organizer is not successful in a common case and relies on the property of OLQ code to achieve an proficient execution.

V. CONCLUSION

In this short, a CED method for OLQ code encoders and condition calculation was projected. The projected method took benefit of the belongings of OLQ policy to propose a equality calculation method that might be professionally execute and distinguish all responsibility that influence a solitary circuit node. The method was evaluated for dissimilar word dimension, which illustrate that for huge words the above your head is little. This is motivating as large statement sizes are utilize, for instance, in cache for which OLQ codes have been newly projected. The projected fault checking system necessary a important interruption; though, its impact on way in time could be minimize. This was accomplishing by performing the examination in similar with the script of the information in the case of the encoder and in similar with the bulk voting and fault modification in the case of the decoder. In a common case, the projected system mandatory a much better overhead as the majority FCCs did not have the property of OLQ codes. This inadequate the applicability of the projected CED plan to OLQ codes. The accessibility of low visual projection fault detection technique for the encoder and syndrome calculation is an added reason to believe the use of OLQ code in high-speed memoirs and cache

REFERENCES

- [1] C. L. Chen and M. Y. Hsiao, "Fault-correcting codes for semiconductor memory applications: A state-of-the-art review," *IBM J. Res. Develop.*, vol. 28, no. 2, pp. 124–134, Mar. 1984.
- [2] E. Fujiwara, *Code Design for Dependable Systems: Theory and Practical Application*. New York: Wiley, 2006.
- [3] A. Dutta and N. A. Touba, "Multiple bit upset tolerant memory using a selective cycle avoidance based SFC-DED-DAEC code," in *Proc. IEEE VLSI Test Symp.*, May 2007, pp. 349–354.
- [4] R. Naseer and J. Draper, "DEC FCC design to improve memory reliability in sub-100nm technologies," in *Proc. IEEE Int. Conf. Electron., Circuits, Syst.*, Sep. 2008, pp. 586–589.
- [5] G. C. Cardarilli, M. Ottavi, S. Pontarelli, M. Re, and A. Salsano, "Fault tolerant solid state mass memory for space applications," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 41, no. 4, pp. 1353–1372, Oct. 2005.
- [6] S. Lin and D. J. Costello, *Fault Control Coding*, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2004.

- [7] S. Ghosh and P. D. Lincoln, "Dynamic low-density parity check codes for fault-tolerant nano-scale memory," in Proc. Found. Nanosci., 2007, pp. 1–5.
- [8] H. Naeimi and A. DeHon, "Fault SFCure encoder and decoder for nanoMemory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 4, pp. 473–486, Apr. 2009.