

Resetting 2-Order Sigma –Delta Modulator in 130 nm CMOS Technology

Garima Pandey¹
IV Semester, M.E. (VLSI
Design), Electronics &
Telecommunication
Department, SSGI-SSTC,
Bhilai, INDIA

Anil Kumar Sahu²
Asst. Professor, Electronics &
Telecommunication
Department, SSGI-SSTC
Bhilai, INDIA

Dr.G.R.Sinha³
Professor, Electronics &
Telecommunication
Department, SSGI-SSTC
Bhilai, INDIA

ABSTRACT-In current scenario high-resolution ADC architecture based on a resetting modulator required high gain operational Transconductance Amplifier (OTA) and quantizer in low-voltage nanometer-scale CMOS processes because of good speed and calibration-free response are becoming more popular in communication system. Proposed work achieves such high resolution, despite poor component matching using Folded cascode OTA and two different 1bit and 1.5 bit quantizer with switched capacitor Modulator design to reduce thermal noise and a possible optimization of power consumption. Above Quantizer & OTA in Resetting modulator designed and simulated using H-Spice having very low power consumption in 130nm TSMC CMOS technology.

Index Terms : ADC, high-resolution, Resetting $\Sigma\Delta$ modulator, Quantizer, Comparator, D flip-flop.

I. INTRODUCTION

In recent years, high-resolution analog-to-digital conversion based on sigma-delta ($\Sigma\Delta$) modulation has become common in many measurement applications including seismic, biomedical and harsh environment sensing. Oversampled sigma-delta modulation has gained much popularity in analog to digital

conversion application for their good performance in high frequency, low consumption, low supply voltage and low silicon area occupation. Aggressive device scaling in modern CMOS technology enables high-speed conversion, but high-resolution is hard to achieve [1]. Nyquist-Rate CMOS ADC for low Power consumption & good dynamic performance achieved without using an input sample/hold amplifier (SHA) by distributing the sampling operation inside the first pipeline stage [3]. Pipelined ADC using open-loop residue amplification to reduce error and power [2].

A resetting converter, also known as single-shot or incremental [4] converter, is essentially an ADC in which the modulator is reset after a pre-determined number of clock cycles. Another type of resetting ADC, known as an extended counting converter uses reusable hardware and uses high-resolution, compact, and low-power ADC both employ a first order resetting modulator.

ADC architecture based on a resetting modulator achieves high resolution, despite poor component matching. A resetting is the modulator reset after a predetermined number of clock cycles. Resetting removes the memory of the modulator and enables the converter to function as a Nyquist converter. In this way resetting ADCs incorporate the advantages of a modulator in a Nyquist-sampling ADC.

Desired characteristics of adc can be achieve by Figure (1).Here the whole circuit is splitted into three designings, designing of modulator,designing of 10b cyclic ADC and designing of digital filter.For modulator and cyclic ADC we need high gain OTA,So here target design is OTA.




Figure (1):Block diagram of resetting ADC

Stage 1 of the figure(1) is the 2nd order $\Sigma\Delta$ modulator and taken modulator is resetting modulator.

RESETTING MODULATOR

To understand 2nd order $\Sigma\Delta$ modulator it is important to understand the working and benefits of 1st order $\Sigma\Delta$ modulator.

Fig. 2 shows an example of a first order resetting $\Sigma\Delta$ ADC which is reset after ‘ N ’ clock cycles. Since the average of the digital outputs $D_i(i=1 \text{ to } N)$ is the digital estimate of the input V_{in} the estimate improves as N increases

$$V_{in} = V_{ref} \sum D_i / N \quad (1)$$

Resetting modulator architectures for high absolute accuracy, including very high linearity , negligible dc offset with high OSR have been used for low-frequency (<.5 MHz) or DC input signal applications [14]. Here a resetting ADC with large bandwidth is demonstrated. High bandwidth, low OSR incremental converters are analyzed in [2].




Figure (2):Firstorder resetting $\Sigma\Delta$ modulator with OSR=N

A resetting $\Sigma\Delta$ modulator can replace one or more of the front-end stages of a pipeline ADC. Fig. 2 shows an example of a first-order $\Sigma\Delta$ resetting modulator. As with a conventional $\Sigma\Delta$ stage, capacitors c_1, c_2 and the op-amp form an integrator. The input signal is sampled onto capacitor c_1 and later integrated onto feedback capacitor c_2 . In each integrating step $i(i=1 \text{ to } N)$ the output of op-amp is quantized to D_i by the 1.5 b sub-ADC. D_i which has a value -1 , 0, or 1, is multiplied by V_{ref} to form the DAC feedback of the $\Sigma\Delta$ modulator. A reset switch across feedback capacitor, C_2 , controlled by clock RS, periodically resets the integrator. In the example shown in Fig. 2, clock RS goes high once every N clock cycles, resetting the modulator, and thus this resetting $\Sigma\Delta$ modulator has an OSR of N.

This final integrator output, V_{res} , is passed onto a load capacitor, C_L , before reset, through a switch controlled by clock $H_{1/N}$. The load capacitor, C_L , is the input sampling capacitor of the next pipeline stage, which quantizes the residue V_{res} of resetting modulator stage.

A good RC-settling match between sampling of the input signal onto the capacitors $C_1 - C_4$ and sampling of the input by the sub-ADC. Without an active front-end S/H, any RC-settling mismatch between the input signal sampling onto the capacitors $C_1 - C_4$ and sub-ADC sampling of the input, can cause an incorrect decision by the sub-ADC, and this decision error can belarge for a high

frequency input signal. To avoid such errors an active front-end S/H is often used, especially in the case of high-resolution converters.

II. PROPOSED ADC ARCHITECTURE

The proposed architecture (Fig. 1) is a pipeline of a second-order resetting modulator (stage 1) and a 10 b cyclic ADC (stage 2). While a first-order resetting modulator achieves a stage-gain proportional to the number of integrating clock cycles. A second-order resetting modulator is used in stage 1 to achieve a large effective stage-gain in only five integrating clock cycles. Such a front-end can typically replace the first two stages of a conventional pipeline ADC. This front-end second-order modulator incorporates all the advantages of a first-order modulator namely, low required op-amp gain, lower settling error, large tolerance of capacitor mismatch, and the elimination of the need for an active front-end S/H and lower noise due to oversampling.

The front-end modulator samples and modulates the input at five times the effective conversion-rate. After every five samples, the residue at the output of the front-end is passed to the second-stage cyclic ADC and the modulator is reset. The cyclic ADC then quantizes the residue while the front-end processes the next 5 samples.

III. CIRCUIT DETAILS

FRONT-END MODULATOR

The SC implementation of the second-order resetting front-end (stage 1 of the ADC) is shown in Figure. 3.

The first and second integrators are implemented using op-amps A1 and A2 respectively. The outputs of first integrator and second integrator are 1.5 b and 1 b quantized to a_i and b_i , respectively by the

two sub-ADCs shown. Both op-amps are implemented as folded cascade OTA.





Figure (3): ADC architecture.

FOLDED CASCADE OTA

Folded Cascode OTA has found a broad use because of its reduced thermal noise and a possible optimization of power consumption. Cascode OTA is shown in Figure 4. The input stage provides the gain of the amplifier. Folding about the cascode node will increase input and output swing range. For a folded OTA bandwidth performance is high.




Figure(4): Folded cascade OTA

QUANTIZER (1bit and 1.5bit)

Figure 5 shows the 1bit quantizer used in this design. The Quantizer consists of a one bit comparator followed by a D flip flop. M1 and M4 are the discharge-current-controlling transistors which are connected to

a feedback network formed by M2 and M3; M5 and M6 are transfer gates for strobing; M8 and M9 form another regenerative feedback; M7 and M10 are precharge transistors; M11-M14 formed two inverters which act as buffers to isolate the latch from the output load and to amplify the comparator output.



Figure(5): Schematic of latched type comparator

D Flip Flop is presented in the figure 6. When the clock signal is high the transistors M6 and M8 are cut off and the transistors M2 and M4 returned on.




Figure (6):Schematic of D Flip-Flop. The voltage on M4 drain node is being pulled to ground and hence forces the transistor M7 cut off. The output node is

therefore disconnected to either positive rail or the ground and the output therefore is being latched to the previous value. On the other hand, the transistors M1-M3 formed a clock-buffered inverter. When the clock signal is high, the drain voltage of the transistor M2 is the output of this inverter. Similarly we can also design 1.5bit quantizer as shown in figure(7)





Figure (7):Schematic of 1.5bit Quantizer.

IV. MEASUREMENT RESULT


Designing of overall circuit in 130nm technology is done

TABLE1: Power Chart


CIRCUIT	POWER(w)
Folded cascade OTA	~10octto
Quantizer(1bit)	16.28n
Quantizer(1.5bit)	.011m
Resetting modulator	.1m



Figure(8):Waveform of 1bit Quantizer



Figure(9):Waveform of 1.5bit Quantizer



Figure(10):Waveform of Resetting sigma-delta modulator

TABLE 2: List of parameters of transistor in 1bit Quantizer

S.N.	Device Parameter	Value
1	M1	W=260nm L=130nm
2	M2	W=260nm L=130nm
3	M3	W=260nm L=130nm
4	M4	W=260nm L=130nm
5	M5	W=260nm L=130nm
6	M6	W=260nm L=130nm
7	M7	W=130nm L=130nm
8	M8	W=130nm L=130nm
9	M9	W=130nm L=130nm
10	M10	W=130nm L=130nm
11	M11	W=130nm L=130nm

12	M12	W=130nm L=130nm
13	M13	W=130nm L=130nm
14	M14	W=130nm L=130nm

TABLE 3: List of parameters of transistor in D flip flop

S.N.	Device Parameter	Value
1	M1	W=2600nm L=130nm
2	M2	W=130nm L=130nm
3	M3	W=130nm L=130nm
4	M4	W=2600nm L=130nm
5	M5	W=2600nm L=130nm
6	M6	W=130nm L=130nm
7	M7	W=2600nm L=130nm
8	M8	W=2600nm L=130nm
9	M9	W=130nm L=130nm

TABLE 4: List of parameters of transistor in 1.5bit Quantizer

S.N.	Device Parameter	Value
1	M1	W=260nm L=130nm
2	M2	W=260nm L=130nm
3	M3	W=130nm L=130nm
4	M4	W=130nm L=130nm
5	M5	W=130nm L=130nm
6	M6	W=130nm L=130nm
7	M7	W=260nm L=130nm
8	M8	W=260nm L=130nm
9	M9	W=130nm L=130nm
10	M10	W=130nm L=130nm
11	M11	W=130nm L=130nm
12	M12	W=130nm L=130nm

V.CONCLUSION

This paper proposes a switched capacitor resetting sigma delta modulator in ADC.Explanations are presented about resetting modulator.Power analysis is done for each component as Quantizer, Folded

cascade OTA, and Resetting modulator in 130nm technology.

REFERENCE

- [1] A. J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron CMOS," *IEEE J. Solid-State Circuits*, vol. 40, pp. 132–143, Jan. 2005.
- [2] A. Bosi, A. Panigada, G. Cesura, and R. Castello, "An 80 MHz oversampled cascaded π -pipelined ADC with 75 dB DR and 87 dB SFDR," *ISSCC Dig. Tech. Papers*, pp. 174–175, Feb. 2005.
- [3] C. C. Lee and M. P. Flynn, "A 14 b 23MS/s 48 mW resetting ADC" in *transactions on circuits and systems—i: regular papers*, vol. 58, no. 6, June 2011
- [4] C. C. Lee and M. P. Flynn, "A 14 b 23MS/s 48 mW resetting ADC with 87 dB SFDR 11.7 b ENOB & 0.5 mm² area," in *IEEE Symp. VLSI Circuits, Dig. Tech. Papers*, Jun. 2008, pp. 182–183
- [5] Dragos Ducu, Ancamanolescu "Continuous time sigma delta modulator with Operational floating integrator"
- [6] J. De Maeyer, P. Rombouts, and L. Weyten, "Double-sampling extended-counting ADC," *IEEE J. Solid-State Circuits*, vol. 39, pp. 411–418, Mar. 2004.
- [7] J. Markus, J. Silva, and G. C. Temes, "Theory and applications of incremental delta sigma converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, pp. 678–690, Apr. 2004.
- [8] K. Iizuka, H. Matsui, M. Ueda, and M. Daito, "A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s," *IEEE J. Solid-State Circuits*, vol. 41, pp. 883–890, 2006
- [9] S. H. Lewis, H. S. Fetterman, G. F. Gross, R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-Msample/s analog to digital converter," *IEEE J. Solid-State Circuits*, vol. 27, pp. 351–358, Mar. 1992.

[10] S. Ray and B. S. Song, "A 13-b linear, 40-MS/s pipelined ADC with self-configured capacitor matching," *IEEE J. Solid-State Circuits*, vol. 42, pp. 463–474, Mar. 2007.

[11] T. C. Caldwell and D. A. Johns, "Incremental data converters at low oversampling ratios," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, pp. 1525–1537, Jul. 2010.



First Author: Ms. Garima Pandey is currently pursuing M.E. in VLSI Design from Shri Shankaracharya group of institutions, Bhilai (India). He has completed his B.E. from Shri Shankaracharya College of engineering and technology in Electronics and instrumentation branch. Ms. Pandey's area of interest is in the field of Digital VLSI.



Second Author: Mr. Anil Kumar Sahu is working as assistant professor in Shri Shankaracharya group of institutions, Bhilai (India). He is currently pursuing his Ph.D. from Swami Vivekananda technical university Bhilai. He has completed his M.Tech in Microelectronics and VLSI Design from SGSIT, INDORE in (2008). He has been selected as a Research Associate in BITS Pilani in 2009. He has 5 years of academic experience and has 6 international journal and 6 national Conference publications. Prof Sahu's area of interest is in the field of Mixed signal design, VLSI testing, a front end VLSI Design.