AREA EFFICIENT SYSTOLIC ARCHITECTURE FOR ALL-ONE POLYNOMIAL MULTIPLIER

Nhivashini.G, Sheebha.B

Abstract—Irreducible polynomial algorithm for modular multiplication with a large modulus has been widely used for error control coding in secured data communication. This paper presents an area-time efficient bit-parallel systolic multiplication architecture over GF (2^m) based on irreducible all-one polynomial. It is further shown that the systolic structure can be decomposed into two or more parallel systolic branches where the pair of systolic branches has the same input operand, and they can share the same input operand registers This circuit is constructed by identical cells, each of which consists of one two-input AND gate, one two-input XOR gate and Bit shift cell. The proposed architecture is well suited to VLSI systems due to their regular interconnection pattern and modular structure. From the field programmable gate array synthesis results provides less area-delay and power-delay complexities over the best of the existing designs.

Index terms—Irreducible Polynomial, systolic array, finitefield

I.INTRODUCTION

Finite field multipliers over GF (2^m) have widely as error-control coding in digital communication and storage system. [1],[2]. Multiplication in polynomial basis offer higher scalability and does not require a basis conversion. Efficient hardware design for polynomial-based multiplication is therefore important for real-time applications[3]-[5]. All-one polynomial (AOP) is one of the classes of polynomials considered suitable to be used as irreducible polynomial for efficient implementation of finite field multiplication. For the bit parallel systolic architecture, the number of gates can drastically reduced by selecting special irreducible polynomial[6]-[7].Using appropriate retiming and optimization of implementation of the logic functions in the PEs, therefore derive an efficient bit-parallel systolic design of finite field multiplier to be used for RS codec[8]-[12].

In this paper, register sharing technique to reduce the circuit complexity in the systolic design.

The proposed algorithm helps by reducing the latency and register complexity. Cut-set retiming allows introducing number of delays on all the edges in one direction of any cut-set of signal flow-graph(SGF). This technique is used for the digital circuits to minimize the critical path.

The rest of the paper is organized as follows. In Section II, summarize the previous work on systolic bit-parallel structure algorithm. Results and discussion of Low Latency systolic structure in Section III. Hardware complexities are compared in the Section IV. Details of Reed-Solomon Encoder based on finite field multiplier using irreducible All-One Polynomial(AOP) in Section V. Conclusions are presented in Section VI.

II.ALGORIHTM

Let f(x) =x^m+x^m-1+...+x+1 is an irreducible AOP of degree m over GF (2). As a requirement of irreducible AOP for GF (2^m), (m+1) is prime and 2 is the primitive modulo (m+1).

The set {α^m+1,α^m+2,....α,1} forms the polynomial basis (where α is a root of f(x) ), such that an element X of the binary field can be given by X= X_m(α^m+1)+X_{m-1}α^m+2+...+X_1α+X_0

Where Xi∈GF (2) for i=m-1, 2, 1, 0. since α is a root of f(x), we can have f(α)=0, and f(α)+αf(α)=α(α^m+α^m+1+...+α+1) + α(α^m+α^m+1+...+α+1)=α^m+1+1=0

Therefore, we have

α^m+1=1

This property of AOP is used to reduce the complexity of field multiplications as discussed in the following.

A=∑_{j=0}^{m} a_j α^j  B=∑_{j=0}^{m} b_j α^j  A=∑_{j=0}^{m} c_j α^j

Where a_j, b_j, c_j ∈GF (2), for 0≤j ≤m-1, and a_m=0, b_m=0, c_m=0 if C is the product of elements

A. Basic systolic design
Generally, we can introduce a delay between the reduction node and its corresponding bit-multiplication and bit-addition nodes, as shown in fig 1 such that the critical-path is not larger than, where the propagation delay of AND gate and XOR gate, respectively. In this section, however, we introduce a novel cut-set retiming to reduce the critical-path of a PE. It is observed that the node performs only the bit-shift operation according to and therefore it does not involve any time consumption. Therefore, we introduce a critical-path which is not larger than to derive the basic design of a systolic multiplier, we have shown the formation of PE of the retimed SFG. It can be observed that the cut-set retiming allows to perform a reduction operations, bit-addition, and bit-multiplication concurrently, so that the critical path is reduced.

The systolic implementation of multiplication over GF ($2^m$), the operations of (1), (2) and (3) can be performed recursively. Each recursion is composed of three steps, i.e., modular reduction of (3), bit-multiplication of (2), and bit-addition of (1). Equations of (1), (2) and (3) can be shown below

$$C = \sum_{i=0}^{m} X_i \quad \text{......... (1)}$$

$$X_i = b_i* A^i \quad \text{............... (2)}$$

$$A^{i+1} = a_0^{i+1} + a_0^{i+1} + a_1^{i+1} a + \ldots + a_m^{i+1} a^m \quad \text{......... (3)}$$

The systolic implementation of multiplication over GF ($2^m$), shown below in fig 2.
Fig. 3. Low Latency Systolic Structure

Besides, the latency of structure is \([(m/2)+3]\) cycles, while the duration of the cycle period of a regular is \(T_x\). The systolic structure is further decomposed then,

\[
C = \sum_{i=0}^{m/4-1} X_i + \sum_{i=m/4}^{m/2-1} X_i + \sum_{i=m/2}^{3m/4-1} X_i + \sum_{i=3m/4}^{m} X_i
\]

Following the same approach as the one used to derive the structure of Fig. 3, it consists of four systolic branches shown in Fig. 5(a). The design of Fig. 5(b) requires only \([(m/4)+4]\)cycles of latency.

The systolic structure in Fig. 3 requires \([(m/2)+2]\)Pes and one AC. Each of the regular PE consists of \(2(m+1)\) XOR gates and \(2(m+1)\)AND gates. Besides AC requires \((m+1)\) XOR gates. The latency of the design is \([(m/2)+3]\) cycles, where the duration of the clock-period is \(T_x\). The structure of Fig. 5 requires nearly the same logic-elements as that of Fig. 4. But its latency is \([(m/4)+4]\)cycles.

III RESULTS AND DISCUSSION FOR m=6

The Low Latency Systolic structure has been designed has been coded in verilog and simulated in Modelsim6.4c for \(m=7\). The simulation result for the low latency systolic structure shows in Fig. 6.
V. HARDWARE AND TIME COMPLEXITY

The proposed structure (see Fig. 4) requires \([(m=2)+2]\) PEs and one AC. Each of the regular PEs consists of \(2(m+1)\) XOR gates in a pair of XOR cells and \(2(m+1)\) AND gates in a pair of AND cells. Besides, the AC requires \((m+1)\) XOR gates. Moreover, \((2:5m^2+6:5m+4)\) bit-registers are required for transferring data to the nearby PE. The latency of the design is \([(m=2)+3]\) cycles, where the duration of the clock-period is \(T_x\). The structure of Fig. 5 requires nearly the same gate-counts as that of Fig. 4. But its latency is \([(m=4)+4]\) cycles. The number of Logic Utilization, Logic Distribution, LUT and gate count of Fig.3 and Fig.4 are listed in Table I and Table II.

**TABLE I**

<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of 4 input LUTs</td>
<td>42</td>
<td>7,168</td>
<td>1%</td>
</tr>
<tr>
<td>Logic Distribution</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of occupied Slices</td>
<td>21</td>
<td>3,584</td>
<td>1%</td>
</tr>
<tr>
<td>Number of slices containing only related logic</td>
<td>21</td>
<td>21</td>
<td>100%</td>
</tr>
<tr>
<td>Number of slices containing unrelated logic</td>
<td>0</td>
<td>21</td>
<td>0%</td>
</tr>
<tr>
<td>Total number of 4 input LUTs</td>
<td>42</td>
<td>7,168</td>
<td>1%</td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>21</td>
<td>141</td>
<td>14%</td>
</tr>
<tr>
<td>Total equivalent gate count for design</td>
<td>294</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Additional JTAG gate count for IOBs</td>
<td>1,008</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**TABLE II**

<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of 4 input LUTs</td>
<td>35</td>
<td>7,168</td>
<td>1%</td>
</tr>
<tr>
<td>Logic Distribution</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of occupied Slices</td>
<td>18</td>
<td>3,584</td>
<td>1%</td>
</tr>
<tr>
<td>Number of slices containing only related logic</td>
<td>18</td>
<td>18</td>
<td>100%</td>
</tr>
<tr>
<td>Number of slices containing unrelated logic</td>
<td>0</td>
<td>18</td>
<td>0%</td>
</tr>
<tr>
<td>Total number of 4 input LUTs</td>
<td>35</td>
<td>7,168</td>
<td>1%</td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>21</td>
<td>141</td>
<td>14%</td>
</tr>
<tr>
<td>Total equivalent gate count for design</td>
<td>210</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Additional JTAG gate count for IOBs</td>
<td>1,008</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The proposed design (see Fig. 4) has been coded in Verilog and synthesized by Xilinx 13.2 Spartan 3 for \(m=6\). has lower ADP and less PDP than the existing ones.

V. REED SOLOMON ENCODER

A systolic multiplier based on Reed Solomon Encoder Application will be designed as shown in Fig. 7. The increasing application of cryptographic algorithms to ensure secure communications across virtual networks has led to an ever-growing demand for high performance hardware implementations of the encryption methods. In our paper, the proposed design has Finite Field Galois Field multipliers. Using this Multiplier we will do the RS Encoder Design.

**VI. CONCLUSION**

Efficient systolic design for the multiplication over \(GF(2^m)\) based on irreducible AOP is discussed. We have derived a low-latency bit-parallel systolic multiplier. Compared with the existing systolic structures for bit-parallel realization of multiplication over \(GF(2^m)\), the discussed one is found to involve less area and Logic Utilization. From ASIC and FPGA synthesis results we find that the design involves significantly less gate count than the existing designs. Moreover proposed design can be extended to further to reduce the latency and also

**REFERENCES**


