A Novel Low Power Gray To Binary Code Converter Using Gate Diffusion Input(GDI)

1Pakkiraiah chakali 2Adilakshmi Siliveru 3Jagadeesh Y

Abstract—In modern era, Ultra low power design has an Active research topic due to its various Applications. In this paper we introduce a novel low power and Area efficient Gray to Binary code converter is implemented by using four transistor XOR gate. This four Transistor XOR gate is designed by using Gate Diffusion Input(GDI).Both four transistor and Gray to Binary code converter is designed and implemented by using Mentor Graphics Tool. So we were obtained the power dissipation of Gray to Binary code converter which is very small.

Keywords—Low Power, OR, Binary code, Gray code, Area, GDI Technique

I INTRODUCTION
The design of code converters[14],[16] which forms the basic building blocks of all digital VLSI circuits[9] has been undergoing a considerable improvement, being motivated by basic design goals, viz. minimizing the transistor count, minimizing the power consumption[5].The XOR[1] gates form the fundamental building block of code converters. Enhancing the performance of the XOR gates can significantly improve the performance of the code converters.

Different types of XOR gates that have been realized over the years. The code converters are more complex and power consuming circuits in digital design. To reduce the power dissipation several code converters are designed but they are not suitable for operation in the sub threshold region. These designs require more transistors leads to area is increasing, so these are not suitable for small and low price systems. The power consumption techniques are CMOS complementary logic, Pseudo nMOS, Dynamic CMOS[7], Clocked CMOS logic (C^2MOS), CMOS Domino logic, Cascade voltage switch logic (CVSL)[12], Modified Domino logic, Pass Transistor Logic (PTL)[8].The most useful low power consumption technique is PTL.The PTL advantages are,

1) High speed, due to small node capacitances.
2) Low power dissipation [4], as a result of reduced number of transistors.
3) Lower interconnection effect, due to smaller area. There are two main drawbacks in PTL,
1) The threshold voltage across the single channel pass transistors results in reduced drive and hence slower operation at reduced voltages.
2) The high input voltage level is not VDD the PMOS device in inverter is not fully turned off.

In order to overcome these drawbacks we use Transmission Gate (TG)[9] logic.

The main advantage of the TG logic is complex logic functions are implemented by using small number of transistors. Another
advantage is logic level swing can be reduced by using PTL. The combination of NMOS PT with CMOS output inverters is called Complementary pass transistor logic (CPL). It suffers from the static power and low swing at gates of the output inverters. To reduce the static power dissipation and full swing operation we use the Double pass transistor logic (DPL). Double pass transistor logic (DPL)[3] has more area due to presence of PMOS transistor.

II. PRINCIPLE OF GDI TECHNIQUE

A new technique solves most of the problems like low power and less area known as Gate-Diffusion-Input (GDI)[2] is proposed. This technique is used to reducing power consumption, propagation delay, and area of digital circuits. The GDI method is based on the simple cell shown in Figure 1. A basic GDI cell contains four terminals – G (common gate input of nMOS and pMOS transistors), P (the outer diffusion node of pMOS transistor), N (the outer diffusion node of nMOS transistor), and D (common diffusion node of both transistors) [10].

<table>
<thead>
<tr>
<th>N</th>
<th>P</th>
<th>G</th>
<th>OUT</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>B</td>
<td>A</td>
<td>ÛB</td>
<td>F1</td>
</tr>
<tr>
<td>B</td>
<td>1</td>
<td>A</td>
<td>Û+B</td>
<td>F2</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>A</td>
<td>A+B</td>
<td>OR</td>
</tr>
<tr>
<td>B</td>
<td>0</td>
<td>A</td>
<td>AB</td>
<td>AND</td>
</tr>
<tr>
<td>C</td>
<td>B</td>
<td>A</td>
<td>ÛB+AC</td>
<td>MUX</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>A</td>
<td>Û</td>
<td>NOT</td>
</tr>
</tbody>
</table>

III. IMPLEMENTATION OF EX-OR

The basic building gate of Binary to Gray code converter is EX-OR. The implementation of EX-OR gate using Gate-Diffusion-Input (GDI)[10] is shown in figure 2. The design and implementation of EX-OR gate using Gate-Diffusion-Input (GDI) is dissipates less power and it requires less are.

IV. IMPLEMENTATION OF GRAY TO BINARY CODE

All Rights Reserved © 2012 IJARCET
A binary code [13] is a way of representing text or computer processor instructions by the use of the binary number system's two-binary digits 0 and 1. This is accomplished by assigning a bit string to each particular symbol or instruction. For example, a binary string of eight binary digits (bits) can represent any of 256 possible values and can therefore correspond to a variety of different symbols, letters or instructions. In computing and telecommunication, binary codes are used for any of a variety of methods of encoding data, such as character strings, into bit strings. Those methods may be fixed-width or variable-width. In a fixed-width binary code, each letter, digit, or other character, is represented by a bit string of the same length; that bit string, interpreted as a binary number, is usually displayed in code tables in octal, decimal or hexadecimal notation.

The reflected binary code, also known as Gray code. It is a binary numeral system where two successive values differ in only one bit. It is a non-weighted code. The reflected binary code was originally designed to prevent spurious output from electromechanical switches. Today, Gray codes [18] are widely used to facilitate error correction in digital communications such as digital terrestrial television and some cable TV systems. Patent applications give "Gray code" as an alternative name for the "reflected binary code". one of those also lists "minimum error code" and "cyclic permutation code" among the names. The problem with natural binary codes is that, with real (mechanical) switches, it is very unlikely that switches will change states exactly in synchrony. In the transition between the two states shown above, all three switches change state. In the brief period while all are changing, the switches will read some spurious position. Even without key bounce, the transition might look like 011 — 001 — 101 — 100. When the switches appear to be in position 001, the observer cannot tell if that is the "real" position 001, or a transitional state between two other positions. If the output feeds into a sequential system (possibly via combinational logic) then the sequential system may store a false value. The reflected binary code solves this problem by changing only one switch at a time, so there is never any ambiguity of position.

<table>
<thead>
<tr>
<th>Decimal number</th>
<th>Gray code</th>
<th>Binary number</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>000</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>001</td>
<td>001</td>
</tr>
<tr>
<td>2</td>
<td>011</td>
<td>010</td>
</tr>
<tr>
<td>3</td>
<td>010</td>
<td>011</td>
</tr>
<tr>
<td>4</td>
<td>110</td>
<td>100</td>
</tr>
<tr>
<td>5</td>
<td>111</td>
<td>101</td>
</tr>
<tr>
<td>6</td>
<td>101</td>
<td>110</td>
</tr>
<tr>
<td>7</td>
<td>100</td>
<td>111</td>
</tr>
</tbody>
</table>

More formally, a Gray code is a code assigning to each of a contiguous set of integers, or to each member of a circular list, a word of symbols such that each two adjacent code words differ by one symbol. These codes are also known as single-distance codes, reflecting the Hamming distance of 1 between adjacent codes. There can be more than one Gray code[16] for a given word length, but the term was first applied to a particular binary code for the non-negative integers, the binary-reflected Gray code, or BRGC, the three-bit version of which is shown above.
Fig 3 Binary to Gray Code with the GDI technique

V. RESULTS AND DISCUSSION

The Binary to Gray code converter operates in 66 MHz range. In Mentor Graphics Tool both EX-OR and Binary to Gray code converter are designed. After that we were simulated these designs. By using simulation results we got the values of rise time, fall time, delay, power dissipation and we were taken the input and output simulated waveforms. The simulated waveforms are shown in figure4-5. The power dissipation and transistor count are shown in table2.

Table 2 comparison of Code Converters (Power, Number of Transistors).

<table>
<thead>
<tr>
<th>Circuit</th>
<th>No Transistors</th>
<th>Power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary to Gray</td>
<td>12</td>
<td>461.1958P</td>
</tr>
<tr>
<td>EX-OR</td>
<td>4</td>
<td>126.31P</td>
</tr>
</tbody>
</table>

Fig 4. waveforms at 5v and 66MHZ of XOR

Fig 5. waveforms at 5v and 66MHZ of Binary to Gray Code.
VI. CONCLUSION

A new technique, Gate-Diffusion-Input (GDI) technique has been adopted for reducing the transistor count with full swing. The GDI technique has been implemented in Code Converters and the comparison results have been shown. The performance metrics like area, power, delay and transistor count are compared with the previous CMOS logic design families. The implementation of Binary to Gray Code Converter has been presented in GDI technique and can be extended to other codes. The future research activities may include integration of the proposed Binary to Gray Code in complex digital systems, digital communication systems and telecommunications.

REFERENCES

[2] Pakkiraiah Chakali, A Novel Low power and Area efficient Carry Look Ahead Adder Using GDI Technique, IJARCET

**Binary and other Nondecimal Numeration.** Tomash. ISBN 0-938228-00-5. Cites some pre-ENIAC milestones.


**C.Pakkiraiah** completed his B.Tech in Electronics and Communication Engineering from Sreenivasa Institute of Technology and management studies, Chittoor, Andhra Pradesh, India in 2009. he is now pursuing his Master of Technology (M.Tech) in VLSI at Sree Vidyanikethan Engineering College, Tirupati, Andhra Pradesh, India. His interest includes Digital Design, ASIC Design, VLSI Testing.


**Y Jagadeesh** completed his B.Tech in Electronics and Communication Engineering from Sri Venkatesa Perumal College Of Engineering and technology, puttur, Chittoor, Andhra Pradesh, India in 2009. he is now pursuing his Master of Technology (M.Tech) in VLSI at Sree Vidyanikethan Engineering College, Tirupati, Andhra Pradesh, India. His interest includes Digital Design, FPGA Design.