Design and Implementation of Wideband Digital Down Converter on FPGA

K.S.Sushmitha¹, G.Vimala Kumari²

Department of ECE, MVGR COLLEGE OF ENGINEERING
Vizianagaram, A.P, INDIA
sushmitha.ks9@gmail.com

Abstract — In a Communication system, the received signals are of high data rates making it difficult to process the signals to extract information of interest. So to solve this problem DDC makes a better solution. In this paper, an efficient way of designing and implementing a Wideband Digital down Converter has been discussed. It is shown that the signal of interest extracted till now is of narrowband but in this article extraction of wideband signals from the given ADC signal using advanced filtering and decimation techniques has been presented. Filtering is implemented in stages to obtain efficient response. Multiplier-free filter implementation providing decimation rates from 4 to 4096 has been implemented. Also, the reasons for choosing FPGA over ASSP’s to implement DDC are provided. Xilinx ISE 12.3 version software is used for simulating each block of DDC at system level testing and Chip Scope Pro Analyzer tool is used for board level testing. Vitex-5 FPGA with speed -2 is the hardware used for implementing the design.

Keywords — Wideband Digital down converter, ADC, Filtering and Decimation techniques, ASSP, FPGA, System level testing, Board level testing.

I. INTRODUCTION

In the current scenario, Digital Communication is one of the commonly used modes of communication, due to its advantages over Analog Communication. A Digital Communication system has three basic blocks a transmitter, channel and a receiver. The DDC presented in this paper is the key component of Digital Radio Receiver. Digital Radio receivers often have fast ADC converters to digitize the band limited RF or IF signal generating high data rates; but in many cases, the signal of interest represents a small proportion of that bandwidth. A DDC allows the frequency band of interest to be moved down the spectrum so the sample rate can be reduced, filter requirements and further processing on the signal of interest become more easily realizable.

A Digital down Converter converts a digitized real signal centered at an intermediate frequency (IF) to a base banded complex signal centered at zero frequency by using a mixer. Also in addition to down conversion, DDC’s typically decimate to a lower sampling rate by using several stages of decimation filters. Before decimation, filtering is performed using linear phase filters to limit the bandwidth to our signal of interest. The decimated signal, with a lower data rate, is easier to process on a low speed DSP processor[1].

II. THEORY of DDC SYSTEM

A DDC consists of five basic blocks
i. NCO (numerically controlled oscillator)
ii. Mixer
iii. CIC (Cascaded integrate comb)
iv. CFIR (Compensation FIR) filter
v. PFIR (Programmable FIR) filter

Implementation of each block of DDC using advanced methods has been discussed in this section.

A. NCO

A numerically controlled oscillator (NCO) is a digital signal generator creating a synchronous (i.e. clocked), discrete-time, discrete-valued representation of a waveform, usually sinusoidal. Numerically Controlled Oscillators (NCO), also called Direct Digital Synthesizers (DDS), offers several advantages over other types of oscillators in terms of accuracy, stability and reliability. NCOs provide a flexible architecture that enables easy programmability such as on-the-fly frequency/phase.
A NCO generally consists of two parts:

- A **phase accumulator** (PA), which adds to the value held at its output a frequency control value at each clock sample.
- A **phase-to-amplitude converter** (PAC), which uses the phase accumulator output word (phase word) usually as an address into a waveform look-up table (LUT) to provide a corresponding amplitude sample.

**1) Phase Accumulator:** The phase accumulator is actually a modulo-\(M\) counter that increments its stored number by the value of Frequency Control Word (Tuning Frequency) each time it receives a clock pulse.

**Tuning frequency is obtained by using the below formula.**

\[
F_{out} = \frac{\Delta f}{2^N} \cdot f_{ck}
\]

When clocked, the phase accumulator (PA) creates a modulo-\(2^N\) sawtooth waveform as shown in the below figure, where \(N\) is the number of bits carried in the phase accumulator. \(N\) sets the frequency resolution of the Numerically Controlled Oscillator.

**2) Phase-to-amplitude converter:** Each phase value from the PA serves as an address to the LUT which outputs corresponding amplitude value. Here the LUT is a memory that stores the amplitude values of sine wave for each phase value. The N-bit output from PA is truncated to M-bit as the memory space is \(2^M\) only. The output of PAC is a sine wave.

**B. The Mixer**

A mixer is used to convert the IF signal to baseband signal by multiplying the input signal with complex sinusoidal signal \(\cos(\omega t) - j\sin(\omega t) = e^{-j\omega t}\) which is generated by NCO thus giving two signals as output i.e.;

- i. In-Phase signal
- ii. Quadrature-Phase signal

where these signals are 90 degrees out of phase with each other.

**C. CIC Filter**

The cascaded integrator-comb (CIC) filter is a class of hardware-efficient linear phase finite impulse response (FIR) digital filters. The CIC filter is suitable for this high-speed application because of its ability to achieve high decimation factors and other reason is it is implemented using additions and subtractions rather than using multipliers. It decimates by \(R\) which is programmable.

The two basic building blocks of a CIC filter are

**1) An integrator (decimator):** An integrator is simply a single-pole IIR filter with a unity feedback coefficient:

\[
Y[n] = y[n-1] + x[n] \quad (1)
\]

This system is also known as an accumulator [2]. The transfer function for an integrator on the z-plane is

\[
H_i(z) = \frac{1}{1 - z^{-1}}
\]

**2) Comb Filter (Interpolator):** A comb filter running at the slow sampling rate \(fs/R\) is described by

\[
y[n] = x[n] - x[n-M].
\]

A comb filter is a differentiator with a transfer function

\[
H_c(z) = 1 - z^{-M}
\]

In this equation, \(M\) is the differential delay, and is usually limited to 1 or 2 [2].
To summarize, a CIC decimator would have N cascaded integrator stages clocked at fs, followed by a rate change by a factor R, followed by N cascaded comb stages running at fs/R.

Fig. 7 CIC Filter

**Frequency Characteristics:**
The transfer function for a CIC filter at fs is

\[ H(Z) = H_c(Z)H_e(Z) = \left(1 - Z^{-RM}\right)^N \]

The magnitude response at the output of the filter is as shown below[3]. We can obtain an expression for the CIC filter's frequency response by evaluating \( H_c(e^{j\omega}) \) transfer function on the \( z \)-plane's unit circle, by setting \( z = e^{j2\pi f} \), yielding:

\[ H_{cic}(e^{j2\pi f}) = \frac{1}{1 - e^{-j2\pi fD}} \frac{1}{1 - e^{-j2\pi f}} = \frac{e^{-j2\pi f/2} \left(e^{j2\pi f/2} - e^{-j2\pi f/2}\right)}{e^{-j2\pi f/2} \left(e^{j2\pi f/2} - e^{-j2\pi f/2}\right)} \]

Using Euler's identity \( 2\sin(\alpha) = e^{j\alpha} - e^{-j\alpha} \), we can write:

\[ H_{cic}(e^{j2\pi f}) = \frac{\sin(2\pi fD/2)}{\sin(2\pi f/2)} \approx \frac{\pi Mf}{\sin(\pi Mf)} = \sin^{-1}(Mf) \]

As before, the filter order can be limited such that it can be implemented in a single MAC unit, in this case N=62 (63 filter taps).

D. Compensaiton FIR filter:

The output of the CIC filter has a sinc shape, which is not suitable for most applications. A “clean-up” filter can be applied at the CIC output to correct for the pass band droop, as well as to achieve the desired cut-off frequency and filter shape. This filter typically decimates by a factor of 2 or 4 to minimize the output sample[4]. This filter will operate at low frequency (fs/R) to achieve a more efficient hardware solution. Its magnitude response is an inverse-sinc function.

**III. IMPLEMENTATION on FPGA**

The output of the CIC filter is as shown below[3]. We can obtain an expression for the CIC filter's frequency response by evaluating \( H_e(z) \) transfer function on the \( z \)-plane's unit circle, by setting \( z = e^{j2\pi f} \), yielding:

\[ H(Z) = H_c(Z)H_e(Z) = \left(1 - Z^{-RM}\right)^N \]

The magnitude response at the output of the filter is as shown below[3]. We can obtain an expression for the CIC filter's frequency response by evaluating \( H_c(z) \) transfer function on the \( z \)-plane's unit circle, by setting \( z = e^{j2\pi f} \), yielding:

\[ H_{cic}(z) = \left(1 - Z^{-RM}\right)^N \]

As before, the filter order can be limited such that it can be implemented in a single MAC unit, in this case N=62 (63 filter taps).

Fig. 8 Magnitude Response of CIC Filter

**III. IMPLEMENTATION on FPGA**

An advantage of using an FPGA for the DDC is that we can customize the filter chain to exactly meet our requirements. ASSPs don’t offer the design flexibility or integration attainable in an FPGA.

During filter design, a behavioral model of the complete DDC is generated using Xilinx ISE software by writing VHDL code for each individual block and their operation is tested by simulating the design using Modelsim Simulator. Later the design is synthesized and implemented on an FPGA by generating a .bit file of the design and programming, configuring the FPGA with the .bit file. The correct operation of the design in the FPGA is tested using Chip Scope Pro Analyzer tool which uses three main blocks to analyze any part of DDC. These blocks are generated through the IP Core Generator tool in Xilinx ISE. The blocks are:
1) **ICON:** Integrated controller is used as an interface between the other two blocks and PC, JTAG which is connected to FPGA on which the design is programmed.

2) **ILA:** Integrated Logic Analyzer is used to control the inputs of any part of DDC thus achieving Controllability of inner circuits.

3) **VIO:** Virtual input output is used to observe the outputs of any part of DDC thus achieving observability.

Thus Board level testing has also been performed.

**Why to choose FPGA:**

Thus the results at each block of DDC have been shown. Here the sine wave is generated at 30MHz output frequency, thus the tuning frequency is 30MHz and clock frequency is 100MHz. The input signal to the mixer is 70MHz. The output of the mixer is in kHz.
Thus the output of DDC which contains signal of interest has been obtained.

CONCLUSION

The components are been designed such that the end users can customize the design according to their requirements by simply modifying certain parameters in each block. Also as FPGA is choosen as the target technology, it results in a design with low power consumption, accurate performance, high integration and customizability. Further if required the components of DDC can be designed to work at higher rates by further improving their architectures.

REFERENCES


K.S.Sushmitha received Btech degree in electronics and communication engineering from Jawaharlal Nehru technological University. She is currently pursuing the M.Tech degree in VLSI at M.V.G.R.College of Engineering.

G.Vimala Kumari completed her BE, M.Tech, and presently working as associate professor in the department of ECE of MVGR College of Engineering.